# PHP33NQ20T

# N-channel TrenchMOS standard level FET

Rev. 02 — 3 February 2009

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

#### 1.2 Features and benefits

- Higher operating power due to low thermal resistance
- Low conduction losses due to low on-state resistance
- Simple gate drive required due to low gate charge
- Suitable for high frequency applications due to fast switching characteristics

#### 1.3 Applications

DC-to-DC convertors switching

#### 1.4 Quick reference data

Table 1. Quick reference

Parameter	Conditions	Min	Тур	Max	Unit
drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$	-	-	200	V
drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ see <u>Figure 1</u> ; see <u>Figure 3</u>	-	-	32.7	Α
total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>	-	-	230	W
characteristics					
gate-drain charge	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ $V_{DS} = 100 \text{ V}; T_j = 25 \text{ °C};$ see Figure 11	-	9.6	-	nC
naracteristics					
drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 9}}{\text{10}};$ $\text{see } \frac{\text{Figure 10}}{\text{10}}$	-	65	77	mΩ
	drain-source voltage drain current  total power dissipation characteristics gate-drain charge  paracteristics drain-source	drain-source voltage $T_j \ge 25  ^{\circ}\text{C};  T_j \le 175  ^{\circ}\text{C}$ drain current $T_{mb} = 25  ^{\circ}\text{C};  V_{GS} = 10  \text{V};$ see Figure 1; see Figure 3  total power dissipation $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ characteristics  gate-drain charge $V_{GS} = 10  \text{V};  I_D = 25  \text{A};$ $V_{DS} = 100  \text{V};  T_j = 25  ^{\circ}\text{C};$ see Figure 11  paracteristics  drain-source $V_{GS} = 10  \text{V};  I_D = 15  \text{A};$ $V_{DS} = 100  \text{V};  V_{DS} = 100  \text{V}; $	drain-source voltage $T_j \ge 25  ^{\circ}\text{C};  T_j \le 175  ^{\circ}\text{C}$ -  drain current $T_{mb} = 25  ^{\circ}\text{C};  V_{GS} = 10  V;$ -  see Figure 1; see Figure 3  total power dissipation $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ -  dissipation $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ -  gate-drain charge $V_{GS} = 10  V;  I_D = 25  A;$ - $V_{DS} = 100  V;  T_j = 25  ^{\circ}\text{C};$ see Figure 11  paracteristics  drain-source $V_{GS} = 10  V;  I_D = 15  A;$ -  on-state resistance $V_{GS} = 10  V;  I_D = 15  A;$ - $V_{GS} = 10  V;  I_D = 15  A;$	drain-source voltage $T_j \ge 25 ^{\circ}\text{C};  T_j \le 175 ^{\circ}\text{C}$ drain current $T_{mb} = 25 ^{\circ}\text{C};  V_{GS} = 10 ^{\circ}\text{V};$ see Figure 1; see Figure 3 total power dissipation $T_{mb} = 25 ^{\circ}\text{C};  \text{see Figure 2}$	drain-source voltage $T_j \ge 25 ^{\circ}\text{C}; T_j \le 175 ^{\circ}\text{C}$ 200 drain current $T_{mb} = 25 ^{\circ}\text{C}; V_{GS} = 10 \text{V};$ 32.7 see Figure 1; see Figure 3 total power dissipation $T_{mb} = 25 ^{\circ}\text{C}; \text{ see Figure 2}$ 230 dissipation $T_{mb} = 25 ^{\circ}\text{C}; \text{ see Figure 2}$ 9.6 - 230 dissipation $T_{mb} = 25 ^{\circ}\text{C}; \text{ see Figure 2}$ 65 77 drain-source $T_{max} = T_{max} = $



2 of 13

#### N-channel TrenchMOS standard level FET

## 2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain	mb	D
3	S	source		G (FX)
mb	D	mounting base; connected to drain	1 2 3	mbb076 S
			SOT78 (TO-220AB; SC-46)	

## 3. Ordering information

Table 3. Ordering information


Type number	Package		
	Name	Description	Version
PHP33NQ20T	TO-220AB; SC-46	plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78

## **Limiting values**


Table 4. **Limiting values** 

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C	-	200	V
$V_{DGR}$	drain-gate voltage	$T_j \ge 25$ °C; $T_j \le 175$ °C; $R_{GS} = 20$ kΩ	-	200	V
$V_{GS}$	gate-source voltage		-20	20	V
$I_D$	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 100 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Model}}$	-	23.1	Α
		V <sub>GS</sub> = 10 V; T <sub>mb</sub> = 25 °C; see <u>Figure 1</u> ; see <u>Figure 3</u>	-	32.7	Α
$I_{DM}$	peak drain current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$ ; see <u>Figure 3</u>	-	65.4	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>	-	230	W
T <sub>stg</sub>	storage temperature		-55	175	°C
T <sub>j</sub>	junction temperature		-55	175	°C
Source-dr	ain diode				
Is	source current	$T_{mb} = 25  ^{\circ}C$	-	32.7	Α
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$	-	65.4	Α
Avalanche	s ruggedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$V_{GS} = 10 \text{ V; } T_{j(init)} = 25 \text{ °C; } I_D = 10.4 \text{ A; } V_{sup} \leq 200 \text{ V;}$ unclamped; $t_p = 0.14 \text{ ms; } R_{GS} = 50 \Omega$	-	190	mJ



Normalized continuous drain current as a function of mounting base temperature



 $P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$ 

Normalized total power dissipation as a Fig 2. function of mounting base temperature




Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

5 of 13

#### N-channel TrenchMOS standard level FET

## **Thermal characteristics**

**Thermal characteristics** Table 5.

**Product data sheet** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	vertical in still air	-	60	-	K/W
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	0.65	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

6 of 13

## **Characteristics**

Table 6. Characteristics

**Product data sheet** 

Table 0.	Onaracteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V <sub>(BR)DSS</sub> drain-source		$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^{\circ}C$	180	-	-	V
breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	200	-	-	V	
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = 175 \text{ °C}$ ; see <u>Figure 7</u> ; see <u>Figure 8</u>	1	-	-	V
		$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; $T_j = 25 \text{ °C}$ ; see <u>Figure 7</u> ; see <u>Figure 8</u>	2	3	4	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see <u>Figure 7</u> ; see <u>Figure 8</u>	-	-	4.4	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 160 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	500	μΑ
		$V_{DS} = 160 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	1	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nΑ
		$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nΑ
$R_{DSon}$	drain-source on-state resistance	$V_{GS}$ = 10 V; $I_D$ = 15 A; $T_j$ = 25 °C; see <u>Figure 9</u> ; see <u>Figure 10</u>	-	65	77	mΩ
		$V_{GS} = 10 \text{ V}$ ; $I_D = 15 \text{ A}$ ; $T_j = 175 ^{\circ}\text{C}$ ; see Figure 9; see Figure 10	-	182	215	mΩ
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 25 \text{ A}$ ; $V_{DS} = 100 \text{ V}$ ; $V_{GS} = 10 \text{ V}$ ;	-	32.2	-	nC
Q <sub>GS</sub>	gate-source charge	T <sub>j</sub> = 25 °C; see <u>Figure 11</u>	-	6.5	-	nC
$Q_{GD}$	gate-drain charge		-	9.6	-	nC
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	1870	-	pF
Coss	output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 12</u>	-	230	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	70	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 100 \text{ V}; R_L = 4 \Omega; V_{GS} = 10 \text{ V};$	-	12	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 6 \Omega$ ; $T_j = 25 °C$	-	35	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	43	-	ns
	fall time		-	45	-	ns
t <sub>f</sub>						
t <sub>f</sub> Source-d	rain diode					
Source-d		$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 13</u>	-	0.87	1.2	V
•	rain diode		-	0.87	1.2	V





Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values



 $T_j = 25$ °C and 175°C;  $V_{DS} > I_D \times R_{DSon}$ 

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values





Fig 7. Gate-source threshold voltage as a function of junction temperature



$$T_j = 25 \,^{\circ}C; V_{DS} = 5V$$

Fig 8. Sub-threshold drain current as a function of gate-source voltage




Fig 9. Drain-source on-state resistance as a function of drain current; typical values




Fig 10. Normalized drain-source on-state resistance factor as a function of junction temperature





Fig 11. Gate-source voltage as a function of gate charge; typical values

 $I_D = 25A; V_{DS} = 40V, 100V \text{ and } 160V$ 



 $V_{GS} = 0V; f = 1MHz$ 


Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

8 of 13

**Product data sheet** 

9 of 13

#### N-channel TrenchMOS standard level FET



 $T_j = 25^{\circ} C \text{ and } 175^{\circ} C; V_{GS} = 0V$ 

Fig 13. Source current as a function of source-drain voltage; typical values

## 7. Package outline




Fig 14. Package outline SOT78 (TO-220AB)

SC-46

3-lead TO-220AB

SOT78

08-04-23

08-06-13



## 8. Revision history

#### Table 7. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PHP33NQ20T_2	20090203	Product data sheet	-	PHP_PHB33NQ20T_1
Modifications:	guidelines	of this data sheet has be of NXP Semiconductors.		•
	<ul> <li>Legal texts</li> </ul>	have been adapted to the	e new company name w	here appropriate.
PHP_PHB33NQ20T_1 (9397 750 14003)	20041108	Product data sheet	-	-

### 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

#### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## PHP33NQ20T

#### N-channel TrenchMOS standard level FET

### 11. Contents

1	Product profile
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline10
8	Revision history11
9	Legal information12
9.1	Data sheet status
9.2	Definitions12
9.3	Disclaimers
9.4	Trademarks12
10	Contact information12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

